Instruction set - PDFSEARCH.IO - Document Search Engine

Instruction set
Results: 2494

#	Item
111	Intel’s Expands Product Portfolio for Networking, Storage and Internet of Things Nov. 9, 2015 — Faced with the rising tide of data-heavy digital services and billions of connected devices, communications networks are Add to Reading List Source URL: download.intel.com Language: English - Date: 2015-11-06 16:37:27 X86 architecture Instruction set architectures Xeon Data Plane Development Kit Hyper-threading Intel Core Intel X86 virtualization X86 Mac Pro ThinkServer
112	Godson-2E software manual Contents 1 Godson-2E Micro Architecture...................................................................................1 1.1 Godson Series Processors ........................................ Add to Reading List Source URL: dev.lemote.com Language: English - Date: 2011-05-04 12:04:52 Central processing unit CPU cache Translation lookaside buffer Loongson Processor register Control register Instruction set Addressing mode MIPS instruction set Draft:Cache memory
113	Using Cortex-M3 and Cortex-M4 Fault Exception Application Note 209 Abstract The Cortex-M processors implement an efficient exception model that also traps illegal memory accesses and several incorrect program conditions. Add to Reading List Source URL: www.keil.com Language: English - Date: 2016-03-11 03:37:29 Computer errors Memory management Central processing unit Instruction set architectures ARM architecture Bus error Control register Page fault Segmentation fault Memory protection ARM Cortex-M Exception handling
114	Microsoft Word - ACBAOA_Generals Add to Reading List Source URL: indyscca.org Language: English - Date: 2016-07-29 17:18:33 Traffic signals Intersection Traffic light Slip Instruction set
115	MAKING IoT POSSIBLE expresslogic Add to Reading List Source URL: rtos.com Language: English - Date: 2016-05-23 14:49:51 Instruction set architectures Microcontrollers Real-time operating systems Embedded microprocessors ThreadX Blackfin Embedded software USB Embedded system ARM architecture AVR32 ARC
116	Under 100-cycle Thread Migration Latency in a Single-ISA Heterogeneous Multi-core Processor Elliott Forbes, Zhenqian Zhang, Randy Widialaksono, Brandon Dwiel, Rangeen Basu Roy Chowdhury, Vinesh Srinivasan, Steve Lipa, Er Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2015-08-21 02:18:29 Central processing unit Microprocessors Computer architecture Parallel computing Instruction set architectures Multi-core processor ARM architecture Microarchitecture ARM Cortex-A15 AMD 10h ARM big.LITTLE Processor register
117	Chapter 4 CPU Design Reading: The corresponding chapter in the 2nd edition is Chapter 5, in the 3rd edition it is Chapter 5 and in the 4th edition it is Chapter Add to Reading List Source URL: eceweb.ucsd.edu Language: English - Date: 2015-07-31 19:30:10 Instruction set architectures Central processing unit Instruction set Sign extension Datapath Classic RISC pipeline DLX
118	Keeping the PilGRIM at a steady pace Avoiding pipeline stalls in a lazy functional processor Arjan Boeijink University of Twente Enschede Add to Reading List Source URL: staff.fnwi.uva.nl Language: English - Date: 2014-01-16 12:00:20 Central processing unit Stack Instruction set Heap Models of computation Stack machines Assembly languages
119	Two is the fastest prime Thomaz Oliveira 1 Julio L´ opez 2 Diego F. Aranha Francisco Rodr´ıguez-Henr´ıquez 1 1 2 Add to Reading List Source URL: delta.cs.cinvestav.mx Language: English - Date: 2014-08-19 19:37:37 Elliptic curve cryptography Elliptic Curve Digital Signature Algorithm Elliptic curve Multiplier Multiplication algorithm CLMUL instruction set MQV
120	THE FIRST ENTERPRISE CLASS 64-BIT ARMV8 SERVER: HP MOONSHOT SYSTEM’S HP PROLIANT M400 SERVER CARTRIDGE A PPLIED M ICRO X-G ENE -B ASED S ERVER D EMONSTRATES 35% L OW ER TCO S CALE -O UT W EB T IER /C ACHING E NVIRONMEN Add to Reading List Source URL: www.moorinsightsstrategy.com Language: English - Date: 2014-09-29 08:04:28 Applied Micro Circuits Corporation Power Architecture Instruction set architectures ProLiant ARM architecture Standard Performance Evaluation Corporation HP Integrated Lights-Out Hypervisor Windows NT 64-bit computing Hewlett-Packard Linaro

UPDATE